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Noise in Al single electron transistors of stacked design
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We have fabricated and examined several Al single elec-
tron transistors whose small islands were positioned on top of
a counter electrode and hence did not come into contact with
a dielectric substrate. The equivalent charge noise figure of all
transistors turned out to be surprisingly low, (2.5− 7)× 10−5
e/
√
Hz at f = 10 Hz. Although the lowest detected noise
originates mostly from fluctuations of background charge, the
noise contribution of the tunnel junction conductances was,
on occasion, found to be dominant.
PACS numbers: 72.70.+m, 73.40.Gk, 05.40.+j
I. INTRODUCTION
The physics and applications of the small metallic cir-
cuits employing the Single Electron Tunneling (SET)
have been intensively studied in the past decade. [1,2]
During this study, it has become apparent that the fluc-
tuations of the polarization charge offset of small islands
of an SET structure present a serious problem.
It is generally agreed that such background charge
noise is resulted from stochastic occupation of charge
traps in dielectric materials surrounding the island and it
is usually characterized by a 1/f power spectrum with a
cut-off frequency of f0 = 100−1000 Hz and a magnitude
of (SQ)
1
2 = δQ0x/(∆f)
1
2 ∼ 10−4 − 10−3 e/
√
Hz at 10 Hz
(see, for example, [3–5] and references therein). Its low-
est value which has been measured by Visscher et al. [6]
is accounted for 7× 10−5 e/
√
Hz at 10 Hz. At f < f0 the
background charge noise is dominant over the intrinsic
SET noise and it dramatically reduces the performance
of various devices: electrometers [7], pumps [8], traps [9],
etc. For that reason, the better understanding of the na-
ture of this noise and the search for ways of reducing it
are very important for the practical realization of reliable
SET devices.
Numerous measurements of noise in SET transistors
(i.e. the two-junction structures supplied with a gate,
capacitively coupled to its island) have revealed a trend
towards a noise increase with the size of an island and,
hence the contacting area with a ”noisy” substrate. [4,10]
Recent measurements using two SET transistors (elec-
trometers), closely positioned on the same substrate,
showed that their output noise signals were partially cor-
related. [5] This, as well as other measurements of double
[11] and single [12] electrometers, again indicate to a pos-
sibly substantial noise contribution of the substrate.
The aim of this work was to eliminate this ”substrate”
component of the noise by means of sophisticated design,
namely by placing a small metallic island of an SET tran-
sistor almost entirely on the oxidized base electrode. In
this configuration, the base electrode, due to its larger di-
mensions, efficiently screens the island from polarization
caused by the charges both inside and on the surface of
substrate. Hence, the noise is mostly setted by processes
in the barriers of tunnel junctions. Due to capability of
the gate control, we are able to distinguish the charge
fluctuations and conductance fluctuations of the barriers
in our transistors and we show, in particular, that they
can be uncorrelated one with the other. Moreover, this
paper reports the data which turned out to be remark-
able for the lowest level of the background charge noise
measured so far in SET devices. [13]
II. FABRICATION AND CHARACTERIZATION
OF THE SAMPLES
The Al structures were fabricated on a Si substrate
buffered by a sputtered Al2O3 layer 200 nm thick by
the shadow evaporation [14] at three different angles (see
Fig. 1). There were three successive deposition cycles
in-situ. After the first and second depositions, the Al
films were oxidised and the tunnel barriers were thereby
formed. Particular attention was given to precise align-
ment of the edges of a small Al island and a base electrode
(shown by the thin line in the mask layout in Fig. 1(a))
with the aim of not allowing straightforward electron tun-
neling between the outer electrodes. The top electrode,
a small finger turned through 90 degrees, did not overlap
the island completely, so the area of the upmost junction
(about 60 × 40 nm2) was noticably smaller than that of
the bottom one (nominally 80 × 100 nm2). By virtue
of this arrangement (the top electrode overlaps the is-
land only partially), the electric field induced by the side
coplanar gate electrode, penetrated to the island and held
the function of electrostatic control.
The characteristics of the sample were measured in a
dilution refrigerator at the bath temperature T = 30 mK.
The magnetic field B = 1 T was applied to suppress the
superconductivity in the Al films. We used the voltage
bias configurations in which the current I was measured
by op amp functioning as an amperemeter. This setup
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was characterized by an extended bandwidth (up to 1
kHz) [15] and a low noise floor of the order of 20 fA/
√
Hz
at 10 Hz.
We have measured four samples and found their elec-
tric parameters (see the equivalent circuit diagram in
Fig. 2(a)) to be typical for metallic SET transistors. The
total tunnel resistances RΣ = R1 +R2 were in the range
200-450 kΩ, the total capacitances of the transistor is-
lands CΣ = C1 + C2 + Cg ranged from 450 aF down to
350 aF. The gate capacitances Cg were found to be rather
small and accounted for 0.1-0.2 aF. Due to the design
features, the transistor characteristics were asymmetric,
C1/C2 ≈ 3− 4 and R2/R1 ≈ 3− 5 (see Fig. 2(b)). Here
index 1 is associated with the bottom, i.e. the larger,
junction and index 2 with the top junction. Due to rather
small CΣ, the maximum values of the current-to-charge
ratio η = maxQ0
∣
∣
∣
∂I
∂Q0
∣
∣
∣
V=const
, where Q0 = CgVgate, were
sufficiently large, especially for the steeper slopes of the
I−Vgate curves: ηsteep ≈ 2−3 nA/e, and this has substan-
tially improved the signal-to-noise ratio of our transistors
as electrometers.
III. THE RESULTS OF NOISE MEASUREMENTS
The equivalent charge noise (SQ)
1
2 = η−1(SI)
1
2 (here
SI is the output noise power) measured in all four sam-
ples at low currents turned out to be suprisingly low (see
Table I). In particular, the best charge sensitivity of
the electrometer (sample 1) at 10 Hz was found to be
(2.5± 0.5)× 10−5 e/
√
Hz or, in energy units,
ǫ =
(δQ0x)
2
2CΣ∆f
=
SI
2CΣ
≈ 230 h¯. (1)
Note, that this level is still considerably higher than the
fundamental noise floor, which we evaluate [7] (assuming
the effective electron temperature of the island of 100
mK) as ∼ 3 × 10−6 e/
√
Hz or ǫ ∼ 4 h¯. However, the
obtained noise figure Eq.(1) is substantially better than
the best one obtained earlier by Visscher et al. [6]: 7 ×
10−5 e/
√
Hz or 1000 h¯ at 10 Hz. Note that desing of their
samples with gates positioned beneath the islands, also
assisted in partial electric screening of the islands from
the substrate charges.
The dependence of noise on the transport current (for
the fixed voltage regime) and on the position of the bias
point (marked in Fig. 2(b)) is presented in Fig. 3. Panel
(a) shows a regular dependence on the bias point by the
example of sample 1 (samples 2 and 3 showed a similar
behavior). One can see that output noise, measured on
the slopes of the modulation curve appreciably exceeds
the noise measured in the points of minima and maxima,
which are insensitive to the background charge noise,
η = 0. The noise power on the slopes first rises with cur-
rent, although starting from approximately I = 500 pA
it reduces. Such behavior at high currents is attributed
to the reduction of the current-to-charge ratio η. The
equivalent charge noise measured, for example, on the
steep slope therewith rises monotonously from 2.5×10−5
e/
√
Hz at 10 pA up to 6× 10−4 e/
√
Hz at 2 nA.
On the contrary, sample 4 clearly shows an anomalous
behavior (see Fig. 3(b)) . Its noise at f = 10 Hz mea-
sured in maxima is almost similar to that on the slopes
in a wide range of I, except high currents, I ≈ 1 nA.
This is in contrast to other our samples and to the ob-
servations in conventional SET transistors (see, for in-
stance Refs. [4,15]). The anomalous behavoir of sample
4 is also traced in Fig. 4, which demonstrates the power
spectra measured at fixed voltage V = 50µV, but at dif-
ferent transport currents. As can be seen, the noise on
the steep slope at I = 50 pA has approximately a 1/f2
spectrum for f below several Hz and it dominates over
the noise measured in the maximum (I = 100 pA) at
f < 1 Hz. At higher frequencies, f > 1 Hz, noise in the
maximum is dominant. Its spectrum is almost flat in the
frequency range 0.1-100 Hz. (Unfortunately, considerable
noise of the setup at higher frequencies did not allow us
to investigate its rolloff.) Note, that noise, measured on
the gentle slope at the same current I = 50 pA (not
shown), slightly exceeds the noise on the steep slope, but
is also lower than the noise in the maximum at f < 1 Hz.
These observations clearly indicate two different sources
of noise. The low-frequency component of noise on the
slopes can be unambiguously associated with the back-
ground charge fluctuations, whereas noise in maxima, as
well as on both slopes at f > 1 Hz, might be attributed
to the tunnel conductance fluctuations which resulted in
an output noise rising with I (see Fig. 5).
IV. DISCUSSION
Thus, our measurements clearly demonstrate coexis-
tance of two types of noise in the double tunnel junc-
tions: the background charge noise and the conductance
noise, and these two noises are characterized by different
frequency spectra and, hence seem to be uncorrelated.
The former is associated with activity of fluctuators with
characteristic switching time of the order of a second or
longer. The latter is produced by a faster switching of
conductance of the barriers. Earlier, a possible mech-
anism of the conductance noise observed in single Nb-
Nb2O5-PbBi tunnel junctions of small size was proposed
by Rogers and Buhrman. [16] They explained this (usu-
ally 1/f) noise by stochastic charging and discharging of,
at least, several natural traps (two-level fluctuators) for
single electrons, which are located in the tunnel barri-
ers. According to their picture, if an electron is captured
by the trap, it repels other electrons attempting to tun-
nel nearby. Such trap causes barrier height fluctuations
and, hence, it should unavoidably produce a polariza-
tion of the electrodes which form this junction. However,
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their samples (single junctions) were evidently insensi-
tive to this polarization. In our case of a double junction
a (noticable) polarization of a small island could then
be apparently developed. Our observations, however, do
not reveal this effect and hence they cast doubt on the
mechanism based on re-charging of traps, located inside
the barrier, as the main mechanism responsible for the
conductance fluctuations in our Al-Al2O3-Al junctions.
What could be an alternative mechanism of ”pure” con-
ductance noise? As a possible mechanism, we suggest
that the observed conductance noise originates from fluc-
tuators which are located immediately in the metal-oxide
interfaces and influence the local current density but do
not polarize the island. In our case of a thin island (d =15
nm) the inner boundaries of the island experience multi-
ple reflections of an electron arrived to the island before
its thermalization. (This process is characterized by the
inelestic scattering length ∼ µm ≫ d.) In the course
of these reflections the confined electron can donate its
energy to those ions on the metal-oxide boundary which
are not constrained to certain positions in the lattice,
causing thereby their slow motion between neighboring
minima. This process can possibly cause fluctuations in
the effective barrier transparancy and hence in the tunnel
current.
However, for the most part of the measured samples
the conductance noise did not manifest itself. (This
agrees with the fact that for the perfect Al-Al2O3-Al
barriers the measured noise is usually close to shot noise
level. [17]) In these cases, we could assume that the ob-
served background charge noise and, possibly, very rare
switching of Q0 originate from re-charging of traps, lo-
cated inside the barrier. On the other hand, a motion of
charges in the natural oxide layer covering the open sur-
face of the island and having more irregular structure can
also be a source of background charge noise. These areas
do not directly contribute to electron current through
the device and hence do not cause conductance fluctu-
ations. Moreover, since the observed perfect Coulomb
blockade did not show any sign of a parallel channel for
electrons to tunnel between the outer electrodes, we do
not rule out the existence of small areas where the edge
of an island is in contact with the substrate, that can also
contribute to the total noise. This is in confirmity with
our observation of substantially larger charge noise in the
reference transistors which were fabricated on the same
chips such that their islands were partly lying on the sub-
strate. For example, two transistors from the same chip
as sample 2 had a contacting area with the substrate of
about 20% and 50% of the total island area and they ex-
hibited a noise of 1.2× 10−4 e/
√
Hz and 2× 10−4 e/
√
Hz
at f = 10 Hz respectively [18] (compare with the bare
value of 4× 10−5 e/
√
Hz presented in Table I).
Finally, we have shown that, first, the achieved low
level of noise in our transistors is definitely due to their
stacked design which eliminates the effect of a substrate.
Secondly, the noise of the barrier conductances which
was observed in one of such samples, was clearly resolved
since it dominated over the background charge noise at
f > 1 Hz. Although the mechanism of this conductance
noise is not completely understood it might be associ-
ated with fluctuations in the metal-oxide interface which
almost do not cause polarization of the island. As long
as this noise is much lower than the typical background
charge noise level, it seems not to be a hindrance for ma-
jority of SET devices, operating at low current. There-
fore, our experiment encourages us to further study of
noise both in devices of traditional design fabricated with
new materials for the substrate as well as in devices hav-
ing an alternative (e.g., stacked) design with a goal to
realize the high potentials of metallic SET structures.
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FIG. 1. The schematics of the mask (a), which assumes
precise alignment of the edges of an island and a base electrode
(shown by thin line). An SEM image (b) of the structure
resulted from successive three angle evaporation of Al and
two oxidations (after the first and second depositions).
FIG. 2. (a) The circuit diagram of the SET transistor
where small tunnel junctions are marked by the devided rect-
angular boxes. (b) The I−Vgate curve (sample 1, V = 300µV)
where positions of the working points for the noise measure-
ments are marked.
FIG. 3. Output noise as a function of average current in
different working points of the I − Vgate curve for the regular
sample 1 (a) and the anomalous sample 4 (b).
FIG. 4. Spectrum of the output noise measured in sam-
ple 4 at different bias points. The noise measured at
f > 1 Hz in the point, most sensitive to the background
charge fluctuations (steep slope), is below the noise in the
”charge-insensitive” point (maximum). Note that the shot
noise level, (SI)
1
2 = (2eI)
1
2 , is below 10−14 A/Hz
1
2 in every
bias points and, hence, this noise does not account for the
observed spectra.
FIG. 5. The simulated I − Vgate curves showing the effect
of the ±10% variation of the larger resistance R2 (correspond-
ing to the upper junction). Since junction 2 has smaller di-
mensions, R2 is more subjected to fluctuations due to spatial
non-uniformity of the barrier, if all other factors being the
same. One can see that fluctuations on the gentle slope are
larger than those on the steep slope and they rise with I ap-
proaching their maximum near the top of the curve. This
agrees qualitatively with the observations of noise in sample
4 at f >1 Hz.
TABLE I. Equivalent charge noise in four stacked SET
transistors at f = 10 Hz measured at low currents (I ≈ 10−20
pA).
Sample # 1 2 3 4
(SQ)
1
2 [ e√
Hz
] 2.5× 10−5 4× 10−5 7× 10−5 5× 10−5
4
This figure "FIG1.GIF" is available in "GIF"
 format from:
http://arxiv.org/ps/cond-mat/9804197v1
This figure "FIG2A.GIF" is available in "GIF"
 format from:
http://arxiv.org/ps/cond-mat/9804197v1
-0.5 0.0 0.5 1.00
100
200
300 (b)
Fig. 2b
steep
 slopegentle slope
maximum
minimumCu
rre
nt
  I
,
 
 
pA
Voltage  Vgate,   V
101 102 103
10-14
10-13
10-12
Fig. 3
(b)
(a)
sample 1
O
ut
pu
t n
oi
se
 @
 1
0 
Hz
,  
A/
Hz
1/
2
101 102 103
10-14
10-13
10-12
sample 4
- gentle slope
- maximum
- steep slope
- minimum
Current,  pA
0.1 1 10 100
10-14
10-13
10-12
10-11
sample 4
Fig.4
1/f 2
steep slope
minimum
maximum
O
u
t
p
u
t
 
n
o
i
s
e
 
 
S
I
1
/
2
,
 
 
A
/
H
z
1
/
2
Frequency  f,  Hz
10-5
10-4
10-3
E
q
u
i
v
a
l
e
n
t
 
c
h
a
r
g
e
 
n
o
i
s
e
,
 
 
e
/
H
z
1
/
2
0.0 0.5 1.0
0.0
0.1
0.2
0.3
0.4
R2 → (1±0.1)R2
Fig. 5
C1/C2 = 4 
R1/R2 = 1/4 
CΣV/e = 0.6C
ur
re
nt
   
 I/
( e/
R
ΣC
Σ)
Voltage  Vgate/(e/Cg)
